Claims

- [c1] 1. A chip package structure, comprising: a carrier;
 - a chip, having an active surface with a plurality of bumps thereon, wherein the chip is flipped over and bonded to the carrier in a flip-chip bonding process so that the chip and the carrier are electrically connected; a heat sink, set over the chip, wherein the heat sink has a surface area greater than the chip; and an encapsulating material layer, filling a bonding gap between the chip and the carrier and covering the carrier, wherein the encapsulating material layer is formed in a simultaneous molding process and part of the surface of the heat sink away from the chip is exposed.
- [c2] 2. The chip package structure of claim 1, wherein the encapsulating material layer between the chip and the carrier has a thickness such that maximum diameter of particles constituting the encapsulating material is less than 0.5 times the said thickness.
- [03] 3. The chip package structure of claim 1, wherein the package further comprises a thermal conductive adhesive layer set between the chip and the heat sink.

- [c4] 4. The chip package structure of claim 1, wherein material constituting the encapsulating material layer comprises a resin.
- [05] 5. The chip package structure of claim 1, wherein material constituting the heat sink comprises a metal.
- [c6] 6. The chip package structure of claim 1, wherein the package further comprises an array of solder balls attached to a surface of the carrier away from the chip.
- [c7] 7. The chip package structure of claim 1, wherein the package further comprises at least a passive component set on and electrically connected with the carrier.
- [c8] 8. The chip package structure of claim 1, wherein the carrier is selected from a group consisting of a packaging substrate or a lead frame.
- [c9] 9. A chip package structure, comprising:
 a carrier;
 a chipset, set over and electrically connected to the carrier, wherein the chipset comprises a plurality of chips, at least one of the chips is bonded to the carrier or another chip in a flip-chip bonding process so that a flip-chip bonding gap is created;
 a heat sink, set over the chipset, wherein the heat sink

has a surface area greater than the chipset; and an encapsulating material layer, filling the flip-chip bonding gap and covering the carrier, wherein the encapsulating material layer is formed in a simultaneous molding process and part of the surface of the heat sink away from the chip is exposed.

- [c10] 10. The chip package structure of claim 9, wherein the encapsulating material layer between the chip and the carrier has a thickness such that maximum diameter of particles constituting the encapsulating material is less than 0.5 times the said thickness.
- [c11] 11. The chip package structure of claim 9, wherein the package further comprises a thermal conductive adhesive layer set between the chipset and the heat sink.
- [c12] 12. The chip package structure of claim 9, wherein the chipset at least comprises:
 a first chip having a first active surface, wherein the first chip is attached to the carrier such that the first active surface is positioned away from the carrier; and a second chip having a second active surface with a plurality of bumps thereon, wherein the second active surface of the second chip is bonded and electrically connected to the first chip in a flip-chip bonding process such that the bumps between the second chip and the

first chip set a flip-chip bonding gap.

- [c13] 13. The chip package structure of claim 12, wherein the chipset further comprises a plurality of conductive wires with ends connected electrically to the first chip and the carrier respectively.
- [c14] 14. The chip package structure of claim 9, wherein the chipset at least comprises:

a first chip having an active surface with a plurality of first bumps thereon, wherein the first active surface of the first chip is bonded and electrically connected to the carrier in a flip-chip bonding process such that the first bumps between the first chip and the carrier set a flip-chip bonding gap;

a second chip having a second active surface, wherein the second chip is attached to the first chip such that the second active surface is positioned away from the first chip; and

a third chip having a third active surface with a plurality of second bumps thereon, wherein the third active surface of the third chip is bonded and electrically connected to the second chip in a flip-chip bonding process such that the second bumps between the third chip and the second chip set another flip-chip bonding gap.

[c15] 15. The chip package structure of claim 14, wherein the

chipset further comprises a plurality of conductive wires with ends electrically connected to the second chip and the carrier respectively.

- [c16] 16. The chip package structure of claim 9, wherein material constituting the encapsulating material layer comprises a resin.
- [c17] 17. The chip package structure of claim 9, wherein material constituting the heat sink comprises a metal.
- [c18] 18. The chip package structure of claim 9, wherein the package further comprises an array of solder balls attached to a surface of the carrier away from the chipset.
- [c19] 19. The chip package structure of claim 9, wherein the package further comprises at least a passive component set on and electrically connected with the carrier.
- [c20] 20. The chip package structure of claim 9, wherein the carrier is selected from a group consisting of a packaging substrate or a lead frame.
- [c21] 21. A process for fabricating a chip package structure, comprising the steps of: providing a carrier and a plurality of chips, wherein each chip has an active surface and at least one of the active surfaces has a plurality of bumps thereon;

connecting the chip and the carrier electrically, wherein the chip is flip-chip bonded to the carrier; attaching a heat sink to the back of the chip through a thermal conductive adhesive layer; attaching a heat-resistant buffering film over part of the surface of the heat sink; and forming an encapsulating material layer over the carrier and filling a bonding gap between the chip and the carrier.

- [c22] 22. The process of claim 21, wherein the encapsulating material layer is formed by performing a reduced-pressure transfer molding process.
- [c23] 23. The process of claim 22, wherein after forming the encapsulating material layer, further comprises dicing up the carrier to form a plurality of chip package structures.
- [c24] 24. The process of claim 22, wherein the reduced-pressure transfer molding process is carried out at a pressure below 20 mm-Hg.
- [c25] 25. The process of claim 22, wherein the reduced-pressure transfer molding process is carried out at a temperature 10°C below the melting point of the bumps.
- [c26] 26. The process of claim 22, wherein the encapsulating material layer between the chip and the carrier has a

thickness such that maximum diameter of particles constituting the encapsulating material is less than 0.5 times the said thickness.